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Abstract—The impact of 500k write cycles on 1kbits TAS-
MRAM arrays has been evaluated by extracting a set of charac-
teristic parameters describing the technology in terms of cell-to-
cell variability and switching reliability. The relationship between
switching voltages and cell resistances has been investigated in
order to define the most reliable working conditions.
I. INTRODUCTION
Magnetic Random Access Memories (MRAM) are one of
the most promising candidates to replace traditional Flash in
future non-volatile memories generations [1], [2]. Among the
MRAM paradigms that are under investigation, the Thermally
Assisted Switching represents a good candidate for a replace-
ment of the standard flash memories in embedded environ-
ments [3]–[5]. The information storage mechanism is based on
the current-induced magnetization switch of a magnetic mate-
rial [6], [7]: dependently on the imposed field direction with
respect to that of a reference layer, a defined resistance of the
material can be achieved. Such a technology is already at an
intermediate maturity level, that calls for the evaluation of its
potentialities at an integrated array level. Many experimental
works [8], [9] still show the good performances of single cells
structures, whereas only few analyze the behavior of entire
arrays [10], [11]: a full array characterization is mandatory
to evaluate the cell-to-cell variability and to extract statistical
parameters fully representing the memory array.
In this work the reliability and the cell-to-cell variability
during 500k endurance cycles have been evaluated by ex-
tracting a set of characteristic parameters from measurements
performed on 1kbits arrays. After a preliminary optimization
of the writing parameters on fresh devices, the effectiveness
of the selected parameters has been verified during cycling by
evaluating their impact on cell-to-cell variability and on the
reliability lowering due to the cell breakdown.
II. MEMORY ARCHITECTURE AND EXPERIMENTAL SETUP
The 1kbits memory device integrated into a CMOS process
is made of a 32x32 array. The cell and the test array architec-
ture are depicted in Fig. 1, where:
• MTJ is the Magnetic Tunnel Junction device, composed
of two ferromagnetic layers separated by an insulating
layer;
• SP1, SP2 and SP3 are sense pads used during read. SP1
is on the top of the MTJ, SP2 is connected right below
Fig. 1. Structure of a TAS-MRAM cell and its integration into the array
tested in this work.
the MTJ and SP3 is between a poly 500 Ω resistance and
a select transistor.
In order to change the state of a memory cell, two different
writing operations are available: Write ’0’ (W0) and Write
’1’ (W1). Both operations require two voltages: VFORCE
is required to locally heat the magnetic material, whereas
VSWITCH allows changing the magnetic field polarization
after heating. All write operations have been performed with
TFORCE = 500ns, TSWITCH = 600ns and Trise/fall =
500ns for both voltages in order to avoid overshoot issues. All
read operations have been performed with VSWITCH = 0V ,
VFORCE = 0.3V , TFORCE = 10µs and Trise/fall = 1µs.
III. PARAMETER OPTIMIZATION IN FRESH DEVICES
To evaluate the impact of heating and switching voltages on
write operations, a preliminary hysteresis analysis of both pa-
rameters has been performed on fresh devices. |VSWITCH | has
been increased from 0.2V to 5V with |∆VSWITCH | = 0.2V
and VFORCE = 1.4V . The same procedure has been applied
to evaluate VFORCE hysteresis by increasing VFORCE from
0.2V to 1.8V with ∆VFORCE = 0.2V and |VSWITCH | =
5V . A read operation has been performed after every step
in both hysteresis analysis. Fig. 2 (a) shows the average
resistances measured during switching voltage hysteresis and
the switching parameters extracted for further analysis of W0
and W1 operations with VFORCE = 1.4V :
• RW0 and RW1 are the average values of resistance RW0
and RW1, respectively measured at VSWITCH = 5V and
VSWITCH = −5V .
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Fig. 2. Switching (a) and heating (b) voltage hysteresis measured on fresh
devices.
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Fig. 3. VSWITCH hysteresis measured during W0 and W1 operations at
different cycles with VFORCE = 1.4V (a). VFORCE hysteresis measured
during W0 and W1 operations at different cycles with |VSWITCH | = 5V
(b).
• VW0 and VW1 are the average switching voltages VW0
and VW1, respectively, that allow obtaining a variation
∆R = 1kΩ of the average measured resistance values.
Fig. 2 (b) shows the average resistances of the array cells
measured during heating voltage hysteresis in W0 and W1
operations with |VSWITCH | = 5V . It can be observed that
VFORCE ≥ 1V is required in order to successfully switch
the magnetic field, whereas using VFORCE > 1.6V shows no
advantages in terms of average resistance for both W0 and
W1 operations. VFORCE = 1.4V and |VSWITCH | = 5V are
shown to be the optimal write conditions, ensuring the highest
resistance difference in W1 and W0 states.
IV. PARAMETER ANALYSIS UNDER CYCLING
To evaluate the cells performance and reliability during
cycling and the effect of the cell degradation, 500k W0 and
W1 operations have been performed with VFORCE = 1.4V
and |VSWITCH | = 5V .
Fig. 3 shows the switching voltage (a) and the heating volt-
age (b) hysteresis evolution during cycling: an equal RW0 and
RW1 variation can be observed, thus keeping the resistance
difference constant during cycling.
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Fig. 4. RW0 and RW1 cumulative probability functions measured during
500k cycling with VFORCE = 1.4V , |VSWITCH | = 5V .
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Fig. 5. RW0 (full lines) and RW1 (dotted lines) measured during 500k
cycling with different VFORCE conditions.
Fig. 4 shows the cumulative distributions of the read re-
sistances measured after W0 and W1 operations at different
cycles. Left tails on the distributions appear during cycles due
to the cell degradation for a limited percentage of cells (below
3% after 500k cycles).
In order to evaluate the impact of VFORCE during cycling,
500k cycles have been performed with different VFORCE
values and |VSWITCH | = 5V , measuring RW0 and RW1 at
different cycles. RW0 and RW1 measured during cycling are
reported in Fig. 5, showing a sudden cell degradation after
100k cycles with VFORCE = 1.6V and after 1k cycles with
VFORCE = 1.8V , whereas the average resistances do not
show any relevant change during the endurance tests with
VFORCE = 1.2V and 1.4V .
The dispersion coefficients (i.e. standard deviation over
mean value) for RW1 and RW0, evaluated during cycling with
different VFORCE conditions, are reported in Fig. 6: a rapid
increase of their values can be observed before the breakdown
with VFORCE = 1.6V and VFORCE = 1.8V at cycles 50k
and 500, respectively. The use of VFORCE = 1.4V induces
the lowest cell-to-cell variability of RW0 and RW1 during
cycling.
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Fig. 6. RW0 (a) and RW1 (b) dispersion coefficients measured during 500k
cycling with different VFORCE conditions.
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Fig. 7. Cumulative number of switching cells reaching the assumed variation
∆R = 1kΩ with different VFORCE during cycling.
The cumulative distributions of the VW0 and VW1 pa-
rameters measured during cycling with different VFORCE
conditions are reported in Fig. 7. The cumulative number of
cells do not reach 1k because a limited number of cells do not
reach, in switching, the assumed ∆R = 1kΩ. The minimum
cell-to-cell variability during the endurance test is obtained by
using VFORCE = 1.4V . Moreover, VFORCE = 1.4V shows
the highest cumulative number of switched cells: this means
that a higher cells percentage reached the requested resistance
variation ∆R = 1kΩ. According to the obtained results, the
use of VFORCE = 1.4V has to be preferred since it guarantees
the best reliability in cycling, denoted as the percentage of
cells correctly switching. Using higher heating voltages results
in a reduced yield (lower percentages of cells reaching the
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Fig. 8. 3D plot of RW0 as a function of VSWITCH and cycle number for
different VFORCE conditions.
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Fig. 9. 3D plot of RW1 as a function of VSWITCH and cycle number for
different VFORCE conditions.
requested ∆R) and in a faster breakdown. According to the
reported analysis, RW0 and RW1 are shown to depend on
VFORCE , VSWITCH and cycling: the relationship between
these parameters has been analyzed through 3D plots for
different VFORCE conditions for both W0 (Fig. 8) and W1
(Fig. 9). RW0 and RW1 depend on |VSWITCH | for any cycling
and VFORCE conditions: |VSWITCH | = 5V allows obtaining
the highest RW0 values and lowest RW1 values. Using too
high heating voltages (i.e. VFORCE ≥ 1.6V ) results in a
shorter lifetime, independently from VSWITCH .
The most important parameter used to evaluate the switch-
ing capabilities on MRAM is the tunnel magnetoresistance
(TMR) [12], calculated as:
TMR =
RW0 −RW1
RW1
(1)
TMR cumulative distributions measured during endurance test
at different cycles are reported in Fig. 10 for each VFORCE
condition. Since TMR depends on the difference between RW0
and RW1 and the resistance shift due to cell degradation is
the same on both resistive states, no relevant variations can
be observed on TMR until the cell breakdown is reached.
VFORCE = 1.4 allows obtaining the highest TMR in each
cycling condition.
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Fig. 10. TMR measured during cycling with different VFORCE conditions
at cycle 1 (a), 1k (b), 100k (c) and 500k (d) .
V. CONCLUSIONS
The cell-to-cell variability and the switching reliability
evolution during cycling have been evaluated on 1kbits TAS-
MRAM. Both cell-to-cell variability and switching reliability
depend on the chosen switching voltages. The relationship
among characteristic switching parameters and operating con-
ditions have been thoroughly investigated.
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